mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	* xilinx: add SCC test for DSP48E1 * xilinx: Gate DSP48E1 being a whitebox behind ALLOW_WHITEBOX_DSP48E1 Have a test that checks it works through ABC9 when enabled * abc9 to break SCCs using $__ABC9_SCC_BREAKER module * Add test * abc9_ops: remove refs to (* abc9_keep *) on wires * abc9_ops: do not bypass cells in an SCC * Add myself to CODEOWNERS for abc9* * Fix compile * abc9_ops: run -prep_hier before scc * Fix tests * Remove bug reference pending fix * abc9: fix for -prep_hier -dff * xaiger: restore PI handling * abc9_ops: -prep_xaiger sigmap * abc9_ops: -mark_scc -> -break_scc * abc9: eliminate hard-coded abc9.box from tests Also tidy up * Address review
		
			
				
	
	
		
			43 lines
		
	
	
	
		
			1.4 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			43 lines
		
	
	
	
		
			1.4 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
## CODE NOTIFICATIONS
 | 
						|
# Register yourself here to be notified about modifications
 | 
						|
# for any files you have an interest in/know your way around.
 | 
						|
 | 
						|
# Each line is a file pattern followed by one or more users.
 | 
						|
# Both github usernames and email addresses are supported.
 | 
						|
# Order is important; the last matching pattern takes the most
 | 
						|
# precedence. Previous matches will not be applied.
 | 
						|
 | 
						|
 | 
						|
# PATH (can use glob)          USERNAME(S)
 | 
						|
 | 
						|
passes/cmds/scratchpad.cc      @nakengelhardt
 | 
						|
frontends/rpc/                 @whitequark
 | 
						|
backends/cxxrtl/               @whitequark
 | 
						|
passes/cmds/bugpoint.cc        @whitequark
 | 
						|
passes/techmap/flowmap.cc      @whitequark
 | 
						|
passes/opt/opt_lut.cc          @whitequark
 | 
						|
passes/techmap/abc9*.cc        @eddiehung
 | 
						|
backends/aiger/xaiger.cc       @eddiehung
 | 
						|
 | 
						|
 | 
						|
## External Contributors
 | 
						|
# Only users with write permission to the repository get review
 | 
						|
# requests automatically, but we add information for other
 | 
						|
# contributors here too, so we know who to ask to take a look.
 | 
						|
# These still override previous lines, so be careful not to
 | 
						|
# accidentally disable any of the above rules.
 | 
						|
 | 
						|
frontends/verilog/             @zachjs
 | 
						|
frontends/ast/                 @zachjs
 | 
						|
 | 
						|
techlibs/intel_alm/            @ZirconiumX
 | 
						|
 | 
						|
# pyosys
 | 
						|
misc/*.py                      @btut
 | 
						|
 | 
						|
backends/firrtl                @ucbjrl @azidar
 | 
						|
 | 
						|
passes/sat/qbfsat.cc           @boqwxp
 | 
						|
passes/sat/qbfsat.h            @boqwxp
 | 
						|
passes/cmds/exec.cc            @boqwxp
 | 
						|
passes/cmds/printattrs.cc      @boqwxp
 |