This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-31 11:42:30 +00:00
Code
Activity
9522eee02f
yosys
/
passes
History
Clifford Wolf
19ca4e2ac3
Merge pull request
#722
from whitequark/rename_src
...
rename: add -src, for inferring names from source locations
2018-12-16 15:28:29 +01:00
..
cmds
rename: add -src, for inferring names from source locations.
2018-12-05 20:35:13 +00:00
equiv
using [i] to access individual bits of SigSpec and merging bits into a tmp Sig before setting the port to new signal
2018-10-21 11:32:44 -07:00
fsm
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
hierarchy
Refactor code to avoid code duplication + added comments
2018-10-20 16:06:48 +02:00
memory
memory_bram: Reset make_outreg when growing read ports
2018-10-19 14:46:31 +01:00
opt
Merge pull request
#720
from whitequark/master
2018-12-16 15:27:23 +01:00
proc
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
sat
Fixed minor typo in "sim" help message
2018-09-12 18:34:27 -04:00
techmap
lut2mux: handle 1-bit INIT constant in $lut cells.
2018-12-05 19:27:48 +00:00
tests
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00