mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 10:55:51 +00:00
5 lines
66 B
Verilog
5 lines
66 B
Verilog
module test(input in, output out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|