mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
12 lines
197 B
Verilog
12 lines
197 B
Verilog
(* abc9_flop, lib_whitebox *)
|
|
module $__PP3_DFFEPC_SYNCONLY (
|
|
output Q,
|
|
input D,
|
|
input CLK,
|
|
input EN,
|
|
);
|
|
|
|
dffepc ff (.Q(Q), .D(D), .CLK(CLK), .EN(EN), .PRE(1'b0), .CLR(1'b0));
|
|
|
|
endmodule
|