3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-21 22:44:03 +00:00
yosys/frontends
Clifford Wolf 7dece7955e
Merge pull request #1551 from whitequark/manual-cell-operands
Clarify semantics of comb cells, in particular shifts
2019-12-05 08:24:24 -08:00
..
aiger
ast
blif
ilang read_ilang: do bounds checking on bit indices 2019-11-27 22:24:39 +01:00
json
liberty
rpc
verific Add Verific support for SVA nexttime properties 2019-11-22 16:11:56 +01:00
verilog kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, $sshr. 2019-12-04 11:59:36 +00:00