mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-07 16:31:56 +00:00
3 lines
105 B
Verilog
3 lines
105 B
Verilog
module test(input [1:0] in, input enable, output [1:0] out);
|
|
assign out = enable ? in : 2'bzz;
|
|
endmodule
|