mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity
yosys/techlibs/anlogic
History
Clifford Wolf 93d44bb9a6
Merge pull request #752 from Icenowy/anlogic-lut-cost 
Anlogic: let LUT5/6 have more cost than LUT4-
2018-12-19 19:52:31 +01:00
..
anlogic_eqn.cc Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00
arith_map.v Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00
cells_map.v Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00
cells_sim.v Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00
drams.txt anlogic: fix dbits of Anlogic Eagle DRAM16X4 2018-12-18 14:38:44 +08:00
drams_map.v anlogic: add support for Eagle Distributed RAM 2018-12-17 23:20:40 +08:00
eagle_bb.v Revert "Leave only real black box cells" 2018-12-17 23:20:40 +08:00
Makefile.inc anlogic: fix Makefile.inc 2018-12-19 10:23:58 +08:00
synth_anlogic.cc Anlogic: let LUT5/6 have more cost than LUT4- 2018-12-19 09:36:53 +08:00