mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
Don't pad logical operands to one bit. Use operand width and signedness in $reduce_bool. Shift amounts are unsigned and shouldn't be padded. Group "is invalid" with the wire declaration, not its use (otherwise it is incorrectly wired to 0). |
||
---|---|---|
.. | ||
.gitignore | ||
firrtl.cc | ||
Makefile.inc | ||
test.sh | ||
test.v |