mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
4 lines
87 B
Verilog
4 lines
87 B
Verilog
module dff( input d, clk, output reg q );
|
|
always @( posedge clk )
|
|
q <= d;
|
|
endmodule
|