mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
7 lines
136 B
Verilog
7 lines
136 B
Verilog
module adff( input d, clk, rst, output reg q );
|
|
always @( posedge clk, posedge rst )
|
|
if (rst)
|
|
q <= 0;
|
|
else
|
|
q <= d;
|
|
endmodule
|