mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00
Code Activity
yosys/tests
History
Jannis Harder 4d334fd3e3 smt2/smtbmc: Fix FF witness data for fine grained or multi chunk FFs 
The witness metadata was missing fine grained FFs completely and for
coarse grained FFs where the output connection has multiple chunks it
lacked the offset of the chunk within the SMT expression. This fixes
both, the later by adding an "smtoffset" field to the metadata.
2022-10-12 19:48:36 +02:00
..
aiger switch argument order to work with macOS getopt 2020-09-23 12:48:26 +02:00
arch Reenable existing equiv_opt tests 2022-10-07 16:04:51 +02:00
asicworld
bind Add support for parsing the SystemVerilog 'bind' construct 2021-07-16 09:31:39 -04:00
blif Adding check for BLIF names command input plane size. 2022-08-21 23:18:20 -05:00
bram Fix the tests we just broke 2021-12-10 00:22:37 +01:00
errors
fsm tests: fsm to use a randomly-generated seed 2020-04-24 14:31:33 -07:00
hana
liberty dfflibmap: Refactor to use dfflegalize internally. 2020-07-09 18:51:03 +02:00
lut
memfile Added 'set -e' into tests/memfile/run-test.sh 2020-02-06 10:45:40 -03:00
memlib Add memory_libmap tests. 2022-05-18 17:32:56 +02:00
memories Fix the tests we just broke 2021-12-10 00:22:37 +01:00
opt Reenable existing equiv_opt tests 2022-10-07 16:04:51 +02:00
opt_share tests: Parallelize 2020-09-21 15:07:02 +02:00
proc proc_rom: Add special handling of const-0 address bits. 2022-05-18 17:32:30 +02:00
realmath
rpc rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors 2020-03-06 15:29:01 +01:00
sat Proper example code 2022-03-14 15:39:11 +01:00
select Merge pull request #1949 from YosysHQ/eddie/select_blackbox 2020-04-22 15:35:05 -07:00
share
sim test dlatchsr and adlatch 2022-02-16 13:58:51 +01:00
simple Test fixes for latest iverilog 2022-09-21 15:46:43 +02:00
simple_abc9 abc9: fix SCC issues (#2694) 2021-03-29 22:01:57 -07:00
smv
sva verific: Use new value change logic also for $stable of wide signals. 2022-05-11 13:05:27 +02:00
svinterfaces Add a test for interfaces on modules loaded on-demand 2021-07-14 22:54:50 -04:00
svtypes sv: improve support for wire and var with user-defined types 2021-08-12 22:41:41 -06:00
techmap Reenable existing equiv_opt tests 2022-10-07 16:04:51 +02:00
tools support file locations containing spaces 2022-08-08 20:30:50 +02:00
unit
various smt2/smtbmc: Fix FF witness data for fine grained or multi chunk FFs 2022-10-12 19:48:36 +02:00
verilog verilog: fix width/sign detection for functions 2022-05-30 16:45:39 -04:00
vloghtb Use HTTPS for website links, gatecat email 2021-06-09 12:16:56 +02:00
gen-tests-makefile.sh support file locations containing spaces 2022-08-08 20:30:50 +02:00