3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
yosys/frontends/ast
Claire Wolf 91892465e1
Merge pull request #1681 from YosysHQ/eddie/fix1663
verilog: instead of modifying localparam size, extend init constant expr
2020-03-03 08:34:31 -08:00
..
ast.cc ast: quiet down when deriving blackbox modules 2020-02-27 10:17:29 -08:00
ast.h ast: quiet down when deriving blackbox modules 2020-02-27 10:17:29 -08:00
dpicall.cc Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
genrtlil.cc ast: fixes #1710; do not generate RTLIL for unreachable ternary 2020-02-27 16:55:55 -08:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc Merge pull request #1681 from YosysHQ/eddie/fix1663 2020-03-03 08:34:31 -08:00