3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 09:48:06 +00:00
yosys/frontends
Robert O'Callahan 915ad949f9 Limit the maximum size of parsed RTLIL constants to 1 Gb.
Without this check it's trivially easy to crash Yosys with a tiny RTLIL input
by specifying a constant with very large width. Fuzz testers love hitting this
over and over again.
2025-10-01 02:17:22 +00:00
..
aiger Remove .c_str() from parameters to log_debug() 2025-09-23 19:10:33 +12:00
aiger2 Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
ast verilog: Bufnorm cell backend and frontend support 2025-09-17 14:01:09 +02:00
blif Merge pull request #4125 from povik/read-blif-gate-ff 2025-09-29 08:21:16 -05:00
json Use fast path for 32-bit Const integer constructor in more places 2025-09-16 03:17:24 +00:00
liberty Remove .c_str() calls from parameters to log_header() 2025-09-16 23:00:42 +00:00
rpc Remove .c_str() from parameters to log_debug() 2025-09-23 19:10:33 +12:00
rtlil Limit the maximum size of parsed RTLIL constants to 1 Gb. 2025-10-01 02:17:22 +00:00
verific verific: Extend -sva-continue-on-err to handle FSM explosion 2025-09-27 21:13:02 +02:00
verilog Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort 2025-09-22 11:14:39 +02:00