3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
yosys/techlibs/intel_alm
2020-05-14 10:33:56 -07:00
..
common intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00
Makefile.inc intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00
synth_intel_alm.cc synth_*: no need to explicitly read +/abc9_model.v 2020-05-14 10:33:56 -07:00