3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00
yosys/techlibs/gowin
2016-11-08 18:54:00 +01:00
..
cells_map.v Added initial version of "synth_gowin" 2016-11-01 11:31:13 +01:00
cells_sim.v Indenting fixes in gowin sim cell lib 2016-11-08 18:54:00 +01:00
Makefile.inc Added initial version of "synth_gowin" 2016-11-01 11:31:13 +01:00
synth_gowin.cc Added hex constant support to write_verilog 2016-11-03 12:13:23 +01:00