mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-17 14:25:38 +00:00
0c318e7db5
The semantics of an RTLIL constant that has less bits than its declared bit width is zero padding. Therefore, if the output of memory_collect will be used for simulation, truncating 'x from the end of \INIT will produce incorrect simulation results. |
||
|---|---|---|
| .. | ||
| Makefile.inc | ||
| memory.cc | ||
| memory_bram.cc | ||
| memory_collect.cc | ||
| memory_dff.cc | ||
| memory_map.cc | ||
| memory_memx.cc | ||
| memory_nordff.cc | ||
| memory_share.cc | ||
| memory_unpack.cc | ||