mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-10 09:16:15 +00:00
15 lines
635 B
Verilog
15 lines
635 B
Verilog
module \$__FABULOUS_IBUF (input PAD, output OUT);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.T(1'b1), .O(OUT), .PAD(PAD));
|
|
endmodule
|
|
|
|
module \$__FABULOUS_OBUF (output PAD, input IN);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.T(1'b0), .I(IN), .PAD(PAD));
|
|
endmodule
|
|
|
|
module \$__FABULOUS_TBUF (output PAD, output IN, output EN);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.T(!EN), .I(IN), .PAD(PAD));
|
|
endmodule
|
|
|
|
module \$__FABULOUS_IOBUF (inout PAD, output OUT, input IN, output EN);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.T(!EN), .I(IN), .O(OUT), .PAD(PAD));
|
|
endmodule
|