This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-05-29 10:19:15 +00:00
Code
Activity
8da4c1ad82
yosys
/
techlibs
History
Download ZIP
Download TAR.GZ
David Shah
8da4c1ad82
mul2dsp: Fix edge case where Y_WIDTH is less than B_WIDTH+`DSP_A_MAXWIDTH
...
Signed-off-by: David Shah <dave@ds0.me>
2019-07-16 16:44:40 +01:00
..
achronix
anlogic
common
mul2dsp: Fix edge case where Y_WIDTH is less than B_WIDTH+`DSP_A_MAXWIDTH
2019-07-16 16:44:40 +01:00
coolrunner2
easic
ecp5
Merge remote-tracking branch 'origin/master' into xc7dsp
2019-07-10 15:58:01 -07:00
gowin
Merge branch 'master' of
https://github.com/dh73/yosys_gowin
into dh73-master
2019-04-22 09:09:27 +02:00
greenpak4
ice40
synth_ice40: switch -relut to be always on.
2019-07-11 20:18:41 +00:00
intel
synth_intel: Warn about untested Quartus backend
2019-07-07 19:26:31 +01:00
sf2
xilinx
Move DSP48E1 model out of cells_xtra, initial multiply one in cells_sim
2019-07-15 11:13:22 -07:00
.gitignore