mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-13 19:20:19 +00:00
Code Activity
yosys/techlibs/quicklogic/qlf_k6n10f
History
Martin Povišer e0a6a01ecb quicklogic: Add RAM_INIT to specialized BRAM models
2023-12-04 15:52:03 +01:00
..
arith_map.v
bram_types_sim.v
brams_map.v
brams_sim.v quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-12-04 15:52:03 +01:00
cells_sim.v quicklogic: Drop blackbox off adder_carry 2023-12-04 15:52:03 +01:00
dsp_final_map.v
dsp_map.v
dsp_sim.v
ffs_map.v
generate_bram_types_sim.py quicklogic: Add RAM_INIT to specialized BRAM models 2023-12-04 15:52:03 +01:00
libmap_brams.txt
libmap_brams_map.v quicklogic: Set initial values on inferred TDP36K 2023-12-04 15:52:03 +01:00