This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-08-14 09:55:37 +00:00
Code
Activity
8d22f6d7e1
yosys
/
passes
History
AdvaySingh1
8d22f6d7e1
Merged with main
2026-02-04 13:00:22 -08:00
..
cmds
Bump version
2026-01-30 19:29:00 -08:00
equiv
fsm
hierarchy
memory
opt
Fix opt_dff cell naming
2026-01-28 23:36:49 -08:00
pmgen
proc
proc_clean: Removing an empty full_case is doing something
2026-01-07 13:10:32 +13:00
sat
add few debug
2026-02-03 14:40:33 -08:00
silimate
Add negopt pass with comprehensive pattern matching
2026-02-03 17:21:21 -08:00
techmap
Merged with main
2026-02-04 13:00:22 -08:00
tests
test_cell.cc: Generate .aag for all compatible cells
2025-12-02 14:03:36 +13:00