3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-31 11:23:57 +00:00
yosys/kernel
Marcelina Kościelnicka 6d5d845788 kernel/mem: Recognize some deprecated memory port configs.
Transparency is meaningless for asynchronous ports, so we assume
transparent == false to simplify the code in this case.  Likewise,
enable is meaningless, and we assume it is const-1.  However,
turns out that nMigen emits the former, and Verilog frontend emits
the latter, so squash these issues when ingesting a $memrd cell.

Fixes #2811.
2021-06-01 03:18:02 +02:00
..
bitpattern.h
calc.cc Respect \A_SIGNED for $shift 2020-08-18 19:36:24 +02:00
cellaigs.cc
cellaigs.h
celledges.cc
celledges.h
celltypes.h
consteval.h
constids.inc
cost.h
driver.cc tcl -h message only if YOSYS_ENABLE_TCL defined. 2020-11-23 21:48:44 -05:00
ff.h Add new helper class for merging FFs into cells, use for memory_dff. 2021-05-23 14:46:59 +02:00
ffinit.h Add new helper class for merging FFs into cells, use for memory_dff. 2021-05-23 14:46:59 +02:00
ffmerge.cc Add new helper class for merging FFs into cells, use for memory_dff. 2021-05-23 14:46:59 +02:00
ffmerge.h Add new helper class for merging FFs into cells, use for memory_dff. 2021-05-23 14:46:59 +02:00
hashlib.h hashlib: Add a hash for bool. 2021-05-24 22:02:15 +02:00
log.cc Fix double-free on unmatched logger error pattern 2021-02-23 20:49:21 -05:00
log.h Fix check for bad std::regex (fixes #2606) 2021-03-17 23:35:26 +01:00
macc.h
mem.cc kernel/mem: Recognize some deprecated memory port configs. 2021-06-01 03:18:02 +02:00
mem.h kernel/mem: Add helpers for write port widening. 2021-05-27 14:32:51 +02:00
modtools.h modtools: fix use-after-free of cell pointers in ModWalker 2021-03-18 13:50:13 +01:00
register.cc
register.h
rtlil.cc kernel/rtlil: Extract some helpers for checking memory cell types. 2021-05-22 21:43:00 +02:00
rtlil.h kernel/rtlil: Extract some helpers for checking memory cell types. 2021-05-22 21:43:00 +02:00
satgen.cc Respect \A_SIGNED for $shift 2020-08-18 19:36:24 +02:00
satgen.h satgen: Add support for dffe, sdff, sdffe, sdffce cells. 2020-07-24 03:19:21 +02:00
sigtools.h
timinginfo.h timinginfo: Error instead of segfault on const signals. 2020-12-15 00:51:16 +01:00
utils.h
yosys.cc Expose abc and data paths as globals 2020-11-06 14:17:15 +01:00
yosys.h split CodingReadme into multiple files 2021-03-22 19:16:25 +01:00