3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-30 10:53:53 +00:00
yosys/techlibs
2022-03-28 13:33:24 +02:00
..
achronix
anlogic Removed dbits 8 since 9 will always be picked 2022-01-19 08:51:25 +01:00
common Add $bmux and $demux cells. 2022-01-28 23:34:41 +01:00
coolrunner2
easic
ecp5 ecp5: Do not use specify in generate in cells_sim.v. 2022-02-21 17:52:31 +01:00
efinix
gatemate
gowin gowin: Add oscillator primitives 2022-03-28 13:33:24 +02:00
greenpak4
ice40
intel
intel_alm intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00
machxo2
nexus nexus: Fix arith_map CO signal. 2022-02-06 13:05:30 +01:00
quicklogic Fix the help message of synth_quicklogic. 2022-01-31 02:23:59 +08:00
sf2
xilinx xilinx: Add RAMB4* blackboxes 2022-03-21 13:11:52 +01:00
.gitignore