3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 17:14:08 +00:00
yosys/frontends/ast
Marcelina Kościelnicka 8bdc019730 verilog: Emit $meminit_v2 cell.
Fixes #2447.
2021-07-28 23:18:38 +02:00
..
ast.cc verilog: Emit $meminit_v2 cell. 2021-07-28 23:18:38 +02:00
ast.h verilog: Emit $meminit_v2 cell. 2021-07-28 23:18:38 +02:00
dpicall.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
genrtlil.cc verilog: Emit $meminit_v2 cell. 2021-07-28 23:18:38 +02:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc verilog: Emit $meminit_v2 cell. 2021-07-28 23:18:38 +02:00