mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-27 11:08:48 +00:00
5 lines
120 B
Verilog
5 lines
120 B
Verilog
`default_nettype none
|
|
module latch_1990_gate
|
|
(output wire [1:0] x);
|
|
assign x = 2'b10;
|
|
endmodule // latch_1990_gate
|