mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 17:14:08 +00:00
Code Activity
yosys/frontends/ast
History
Marcelina Kościelnicka 89c74ffd71 verilog: Use proc memory writes in the frontend.
2021-03-08 20:16:29 +01:00
..
ast.cc verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00
ast.h verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00
dpicall.cc dpi: Support for chandle type 2021-01-23 22:24:31 +00:00
genrtlil.cc verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
simplify.cc verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00