3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-05 05:43:37 +00:00
yosys/techlibs
2026-02-22 09:00:37 +01:00
..
achronix
anlogic
common Move Design::sort() calls out of opt and opt_clean passes into the synth passes that need them. 2026-01-23 01:14:35 +00:00
coolrunner2
easic
efinix
fabulous
gatemate
gowin gowin: Fix bram ADA byte enables 2026-02-22 09:00:37 +01:00
greenpak4
ice40
intel
intel_alm
lattice Add and use fix_mod.py 2026-01-28 07:45:58 +13:00
microchip
nanoxplore
quicklogic
sf2
xilinx Merge pull request #3459 from gs-jgj/feature_dsp48e1_presub 2026-02-11 08:02:18 -08:00
.gitignore
fix_mod.py Add and use fix_mod.py 2026-01-28 07:45:58 +13:00