3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-09 18:40:53 +00:00
yosys/techlibs/anlogic
2018-12-02 11:57:50 +01:00
..
anlogic_eqn.cc
arith_map.v
cells_map.v
cells_sim.v
eagle_bb.v Leave only real black box cells 2018-12-02 11:57:50 +01:00
Makefile.inc
synth_anlogic.cc