This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-06 09:16:19 +00:00
Code
Activity
86a4ba1758
yosys
/
techlibs
/
ecp5
History
Marcelina Kościelnicka
71dfbf33b2
Add -no-rw-check option to memory_dff + memory + synth_{ice40,ecp5,gowin}.
2022-06-02 23:16:12 +02:00
..
tests
arith_map.v
brams.txt
brams_map.v
cells_bb.v
cells_ff.vh
cells_io.vh
cells_map.v
cells_sim.v
dsp_map.v
ecp5_gsr.cc
latches_map.v
lutrams.txt
lutrams_map.v
Makefile.inc
synth_ecp5.cc