3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-14 12:51:48 +00:00
yosys/frontends/rtlil
Robert O'Callahan 9e523e2fd7 Work around std::reverse miscompilation with empty range
This causes problems when compiling with fuzzing instrumenation enabled.
2026-02-05 18:58:17 +00:00
..
.gitignore Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00
Makefile.inc Implement a handwritten recursive-descent RTLIL parser with minimal copying 2025-10-01 02:17:22 +00:00
rtlil_frontend.cc Work around std::reverse miscompilation with empty range 2026-02-05 18:58:17 +00:00