yosys/tests/various/attrib05_port_conn.ys at 8371adf6b5ea600d9a4b82d576e383978f116fad - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 18:29:25 +00:00

Maciej Kurc b79bd5b3ca Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.

Signed-off-by: Maciej Kurc <mkurc@antmicro.com>

2019-06-04 10:42:42 +02:00

2 lines

64 B

Text

Raw Blame History

	`# Read and parse Verilog file`
	`read_verilog attrib05_port_conn.v`