mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 20:38:44 +00:00
Code Activity
yosys/techlibs/nanoxplore/cells_wrap_m.v
Miodrag Milanovic 827ea11503 start splitting blackboxes and add wrapper techmap
2024-08-15 17:50:36 +02:00

0 lines
Verilog
Raw Blame History