This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-30 11:12:29 +00:00
Code
Activity
821156b6cf
yosys
/
passes
History
Clifford Wolf
c13c5b9b7b
Changed techmap description from "simple" to "generic"
2014-02-06 13:10:06 +01:00
..
abc
Added support for inline commands to abc -script
2014-02-04 22:01:53 +01:00
cmds
Simplified select "Assertation failed" message generation
2014-02-05 18:52:55 +01:00
extract
enabled multiple "-map" for the extract pass
2014-01-25 21:11:34 +01:00
fsm
Fixes in fsm detect/extract for better detection of non-fsm circuits
2013-12-06 12:53:20 +01:00
hierarchy
Added hierarchy -purge_lib option
2014-02-04 16:50:13 +01:00
memory
Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)
2014-02-03 13:01:45 +01:00
opt
Fixed detection of init attribute in opt_rmdff
2014-02-04 23:00:32 +01:00
proc
Tiny cleanup in proc_mux.cc
2014-01-03 16:54:59 +01:00
sat
Added miter -make_outcmp
2014-02-06 02:20:55 +01:00
scc
fixed typos
2013-03-18 07:28:31 +01:00
submod
Replaced RTLIL::Const::str with generic decoder method
2013-12-04 14:14:05 +01:00
techmap
Changed techmap description from "simple" to "generic"
2014-02-06 13:10:06 +01:00