mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-08 03:15:24 +00:00
Code Activity
yosys/techlibs/xilinx
History
Eddie Hung 99a14b0e37 Add support for Xilinx PS7 block
2018-11-10 12:45:07 -08:00
..
tests Improved xilinx "bram1" test 2015-04-09 17:12:12 +02:00
.gitignore
arith_map.v Fixed trailing whitespaces 2015-07-02 11:14:30 +02:00
brams.txt Added read-enable to memory model 2015-09-25 12:23:11 +02:00
brams_bb.v
brams_init.py Squelch trailing whitespace, including meta-whitespace 2018-03-11 16:03:41 +01:00
brams_map.v Added read-enable to memory model 2015-09-25 12:23:11 +02:00
cells_map.v Improving vpr output support. 2018-04-18 16:55:12 -07:00
cells_sim.v Add Xilinx RAM64X1D and RAM128X1D simulation models 2018-03-07 17:31:48 +01:00
cells_xtra.sh Add support for Xilinx PS7 block 2018-11-10 12:45:07 -08:00
cells_xtra.v Add support for Xilinx PS7 block 2018-11-10 12:45:07 -08:00
drams.txt Added memory_bram "make_outreg" feature 2015-04-09 16:08:54 +02:00
drams_map.v
lut2lut.v Add techlibs/xilinx/lut2lut.v 2017-07-10 12:09:05 +02:00
Makefile.inc Add Xilinx RAM64X1D and RAM128X1D simulation models 2018-03-07 17:31:48 +01:00
synth_xilinx.cc xilinx: Still map LUT7/LUT8 to Xilinx specific primitives. 2018-10-08 16:52:12 -07:00