mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
9 lines
132 B
Verilog
9 lines
132 B
Verilog
(* blackbox *)
|
|
module NX_CKS(CKI, CMD, CKO);
|
|
input CKI;
|
|
output CKO;
|
|
input CMD;
|
|
parameter ck_edge = 1'b0;
|
|
endmodule
|
|
|