mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
11 lines
352 B
Verilog
11 lines
352 B
Verilog
// After performing sequential synthesis, map the synchronous flops back to
|
|
// standard MISTRAL_FF flops.
|
|
|
|
module $__MISTRAL_FF_SYNCONLY (
|
|
input DATAIN, CLK, ENA, SCLR, SLOAD, SDATA,
|
|
output reg Q
|
|
);
|
|
|
|
MISTRAL_FF _TECHMAP_REPLACE_ (.DATAIN(DATAIN), .CLK(CLK), .ACLR(1'b1), .ENA(ENA), .SCLR(SCLR), .SLOAD(SLOAD), .SDATA(SDATA), .Q(Q));
|
|
|
|
endmodule
|