mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
6 lines
105 B
Verilog
6 lines
105 B
Verilog
`timescale 1ns/1ps
|
|
|
|
`include "cells_sim_ams.v"
|
|
`include "cells_sim_digital.v"
|
|
`include "cells_sim_wip.v"
|