mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-01 11:51:21 +00:00
3 lines
62 B
Verilog
3 lines
62 B
Verilog
module test(input in, output out);
|
|
assign out = in;
|
|
endmodule
|