mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
13 lines
167 B
Text
13 lines
167 B
Text
read_rtlil << EOF
|
|
module \top
|
|
wire input 1 \A
|
|
wire output 2 \Y
|
|
cell $_AND_ \sub
|
|
connect \A \A
|
|
connect \B 1'0
|
|
connect \Y \Y
|
|
end
|
|
end
|
|
EOF
|
|
|
|
extract_fa
|