mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-14 14:15:30 +00:00
Code Activity
yosys/frontends/ast
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-18 17:45:47 +02:00
..
ast.cc Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00
ast.h Add "whitebox" attribute, add "read_verilog -wb" 2019-04-18 17:45:47 +02:00
dpicall.cc
genrtlil.cc
Makefile.inc
simplify.cc Fix mem2reg handling of memories with upto data ports, fixes #888 2019-03-21 22:21:17 +01:00