3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-18 05:04:46 +00:00
yosys/tests/arch/quicklogic
Krystine Sherwin 7f90fafd15
QLF_TDP36K: more basic tdp/sdp sim tests
Adds TDP submodule to generator.
Adds shorthand expected signal to testbench (mostly to make it easier when I look at the vcd dump to figure out what I did wrong in tests).
2023-12-01 17:00:15 +13:00
..
pp3 quicklogic: Move pp3 tests one level down 2023-11-27 12:05:55 +01:00
qlf_k6n10f QLF_TDP36K: more basic tdp/sdp sim tests 2023-12-01 17:00:15 +13:00
.gitignore quicklogic: Add .gitignore file for test outputs. 2021-03-23 17:35:00 +01:00