mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
536ae16c3a
meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
6 lines
65 B
Verilog
6 lines
65 B
Verilog
module a;
|
|
wire [5:0]x;
|
|
wire [3:0]y;
|
|
assign y = (4)55;
|
|
endmodule
|
|
|