mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 18:45:34 +00:00
5 lines
77 B
Verilog
5 lines
77 B
Verilog
module test(input [7:0] in, output [7:0] out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|