3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 18:29:25 +00:00
yosys/techlibs/gowin
2025-09-01 23:34:42 +00:00
..
arith_map.v
brams.txt
brams_map.v
cells_map.v
cells_sim.v Update ALU MULT mode in gowin to match nextpnr 2024-12-23 11:12:48 +01:00
cells_xtra.py Gowin. BUGFIX. Fix multi-line descriptions. 2025-07-02 12:39:18 +10:00
cells_xtra_gw1n.v Gowin. Remove unnecessary modules 2025-03-28 06:34:26 +10:00
cells_xtra_gw2a.v Gowin. Remove unnecessary modules 2025-03-28 06:34:26 +10:00
cells_xtra_gw5a.v Gowin. BUGFIX. Fix multi-line descriptions. 2025-07-02 12:39:18 +10:00
lutrams.txt
lutrams_map.v
Makefile.inc gowin: split cells_xtra by family 2024-11-26 15:42:22 +01:00
synth_gowin.cc Remove .c_str() from stringf parameters 2025-09-01 23:34:42 +00:00