mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
646ff6d32d
More `literalinclude` and references to source. Adding `example_show.ys` and `example_lscd.ys`. Rename `example_00` et al to `example_first` et al. Also some other minor tidying.
6 lines
93 B
Text
6 lines
93 B
Text
read_verilog example.v
|
|
show -pause # first
|
|
proc
|
|
show -pause # second
|
|
opt
|
|
show -pause # third
|