yosys/tests/hana/test_intermout_exprs_unaryplus_test.v at 7d98645fe8efcb446079a8a3cd8721ef5e27ee79 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 21:08:47 +00:00

Clifford Wolf 7764d0ba1d initial import

2013-01-05 11:13:26 +01:00

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule