This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 01:54:10 +00:00
Code
Activity
7cfae2c52f
yosys
/
frontends
History
Clifford Wolf
7cfae2c52f
Use mem2reg on memories that only have constant-index write ports
...
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-03-01 13:35:09 -08:00
..
ast
Use mem2reg on memories that only have constant-index write ports
2019-03-01 13:35:09 -08:00
blif
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
ilang
Add "read_ilang -[no]overwrite"
2018-12-23 15:45:09 +01:00
json
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
liberty
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
verific
Improve "read" error msg
2019-02-28 20:34:42 -08:00
verilog
Bugfix in Verilog string handling
2019-01-05 12:10:24 +01:00