mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-30 05:46:32 +00:00
7cf0c55466
May not be the best approach, insofar as it uses empty memory elements for padding out the alignment, but it does avoid costly address arithmetic. Still needs to adjust ascii init val addresses, but should work fine for read/write accesses. |
||
|---|---|---|
| .. | ||
| aiger | ||
| aiger2 | ||
| ast | ||
| blif | ||
| json | ||
| liberty | ||
| rpc | ||
| rtlil | ||
| verific | ||
| verilog | ||