mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
264 lines
7.2 KiB
C++
264 lines
7.2 KiB
C++
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "kernel/register.h"
|
|
#include "kernel/celltypes.h"
|
|
#include "kernel/rtlil.h"
|
|
#include "kernel/log.h"
|
|
|
|
USING_YOSYS_NAMESPACE
|
|
PRIVATE_NAMESPACE_BEGIN
|
|
|
|
struct SynthSf2Pass : public ScriptPass
|
|
{
|
|
SynthSf2Pass() : ScriptPass("synth_sf2", "synthesis for SmartFusion2 and IGLOO2 FPGAs") { }
|
|
|
|
void help() override
|
|
{
|
|
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
|
|
log("\n");
|
|
log(" synth_sf2 [options]\n");
|
|
log("\n");
|
|
log("This command runs synthesis for SmartFusion2 and IGLOO2 FPGAs.\n");
|
|
log("\n");
|
|
log(" -top <module>\n");
|
|
log(" use the specified module as top module\n");
|
|
log("\n");
|
|
log(" -edif <file>\n");
|
|
log(" write the design to the specified EDIF file. writing of an output file\n");
|
|
log(" is omitted if this parameter is not specified.\n");
|
|
log("\n");
|
|
log(" -vlog <file>\n");
|
|
log(" write the design to the specified Verilog file. writing of an output\n");
|
|
log(" file is omitted if this parameter is not specified.\n");
|
|
log("\n");
|
|
log(" -json <file>\n");
|
|
log(" write the design to the specified JSON file. writing of an output file\n");
|
|
log(" is omitted if this parameter is not specified.\n");
|
|
log("\n");
|
|
log(" -run <from_label>:<to_label>\n");
|
|
log(" only run the commands between the labels (see below). an empty\n");
|
|
log(" from label is synonymous to 'begin', and empty to label is\n");
|
|
log(" synonymous to the end of the command list.\n");
|
|
log("\n");
|
|
log(" -noflatten\n");
|
|
log(" do not flatten design before synthesis\n");
|
|
log("\n");
|
|
log(" -noiobs\n");
|
|
log(" run synthesis in \"block mode\", i.e. do not insert IO buffers\n");
|
|
log("\n");
|
|
log(" -clkbuf\n");
|
|
log(" insert direct PAD->global_net buffers\n");
|
|
log("\n");
|
|
log(" -discard-ffinit\n");
|
|
log(" discard FF init value instead of emitting an error\n");
|
|
log("\n");
|
|
log(" -retime\n");
|
|
log(" run 'abc' with '-dff -D 1' options\n");
|
|
log("\n");
|
|
log("\n");
|
|
log("The following commands are executed by this synthesis command:\n");
|
|
help_script();
|
|
log("\n");
|
|
}
|
|
|
|
string top_opt, edif_file, vlog_file, json_file;
|
|
bool flatten, retime, iobs, clkbuf, discard_ffinit;
|
|
|
|
void clear_flags() override
|
|
{
|
|
top_opt = "-auto-top";
|
|
edif_file = "";
|
|
vlog_file = "";
|
|
json_file = "";
|
|
flatten = true;
|
|
retime = false;
|
|
iobs = true;
|
|
clkbuf = false;
|
|
discard_ffinit = false;
|
|
}
|
|
|
|
void execute(std::vector<std::string> args, RTLIL::Design *design) override
|
|
{
|
|
string run_from, run_to;
|
|
clear_flags();
|
|
|
|
size_t argidx;
|
|
for (argidx = 1; argidx < args.size(); argidx++)
|
|
{
|
|
if (args[argidx] == "-top" && argidx+1 < args.size()) {
|
|
top_opt = "-top " + args[++argidx];
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-edif" && argidx+1 < args.size()) {
|
|
edif_file = args[++argidx];
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-vlog" && argidx+1 < args.size()) {
|
|
vlog_file = args[++argidx];
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-json" && argidx+1 < args.size()) {
|
|
json_file = args[++argidx];
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-run" && argidx+1 < args.size()) {
|
|
size_t pos = args[argidx+1].find(':');
|
|
if (pos == std::string::npos)
|
|
break;
|
|
run_from = args[++argidx].substr(0, pos);
|
|
run_to = args[argidx].substr(pos+1);
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-noflatten") {
|
|
flatten = false;
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-retime") {
|
|
retime = true;
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-noiobs") {
|
|
iobs = false;
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-clkbuf") {
|
|
clkbuf = true;
|
|
continue;
|
|
}
|
|
if (args[argidx] == "-discard-ffinit") {
|
|
discard_ffinit = true;
|
|
continue;
|
|
}
|
|
break;
|
|
}
|
|
extra_args(args, argidx, design);
|
|
|
|
if (!design->full_selection())
|
|
log_cmd_error("This command only operates on fully selected designs!\n");
|
|
|
|
log_header(design, "Executing SYNTH_SF2 pass.\n");
|
|
log_push();
|
|
|
|
run_script(design, run_from, run_to);
|
|
|
|
log_pop();
|
|
}
|
|
|
|
void script() override
|
|
{
|
|
if (check_label("begin"))
|
|
{
|
|
run("read_verilog -lib +/sf2/cells_sim.v");
|
|
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt.c_str()));
|
|
}
|
|
|
|
if (flatten && check_label("flatten", "(unless -noflatten)"))
|
|
{
|
|
run("proc");
|
|
run("flatten");
|
|
run("tribuf -logic");
|
|
run("deminout");
|
|
}
|
|
|
|
if (check_label("coarse"))
|
|
{
|
|
if (discard_ffinit || help_mode)
|
|
run("attrmap -remove init", "(only if -discard-ffinit)");
|
|
run("synth -run coarse");
|
|
}
|
|
|
|
if (check_label("fine"))
|
|
{
|
|
run("opt -fast -mux_undef -undriven -fine");
|
|
run("memory_map");
|
|
run("opt -undriven -fine");
|
|
run("techmap -map +/techmap.v -map +/sf2/arith_map.v");
|
|
run("opt -fast");
|
|
if (retime || help_mode)
|
|
run("abc -dff -D 1", "(only if -retime)");
|
|
}
|
|
|
|
if (check_label("map_ffs"))
|
|
{
|
|
run("dfflegalize -cell $_DFFE_PN?P_ x -cell $_SDFFCE_PN?P_ x -cell $_DLATCH_PN?_ x");
|
|
run("techmap -D NO_LUT -map +/sf2/cells_map.v");
|
|
run("opt_expr -mux_undef");
|
|
run("simplemap");
|
|
// run("sf2_ffinit");
|
|
// run("sf2_ffssr");
|
|
// run("sf2_opt -full");
|
|
}
|
|
|
|
if (check_label("map_luts"))
|
|
{
|
|
run("abc -lut 4");
|
|
run("clean");
|
|
}
|
|
|
|
if (check_label("map_cells"))
|
|
{
|
|
run("techmap -map +/sf2/cells_map.v");
|
|
run("clean");
|
|
}
|
|
|
|
if (check_label("map_iobs"))
|
|
{
|
|
if (help_mode || iobs) {
|
|
if (help_mode) {
|
|
run("clkbufmap -buf CLKINT Y:A [-inpad CLKBUF Y:PAD]", "(unless -noiobs, -inpad only passed if -clkbuf)");
|
|
} else if (clkbuf) {
|
|
run("clkbufmap -buf CLKINT Y:A -inpad CLKBUF Y:PAD");
|
|
} else {
|
|
run("clkbufmap -buf CLKINT Y:A");
|
|
}
|
|
run("iopadmap -bits -inpad INBUF Y:PAD -outpad OUTBUF D:PAD -toutpad TRIBUFF E:D:PAD -tinoutpad BIBUF E:Y:D:PAD", "(unless -noiobs)");
|
|
}
|
|
run("clean -purge");
|
|
}
|
|
|
|
if (check_label("check"))
|
|
{
|
|
run("hierarchy -check");
|
|
run("stat");
|
|
run("check -noinit");
|
|
run("blackbox =A:whitebox");
|
|
}
|
|
|
|
if (check_label("edif"))
|
|
{
|
|
if (!edif_file.empty() || help_mode)
|
|
run(stringf("write_edif -gndvccy %s", help_mode ? "<file-name>" : edif_file.c_str()));
|
|
}
|
|
|
|
if (check_label("vlog"))
|
|
{
|
|
if (!vlog_file.empty() || help_mode)
|
|
run(stringf("write_verilog %s", help_mode ? "<file-name>" : vlog_file.c_str()));
|
|
}
|
|
|
|
if (check_label("json"))
|
|
{
|
|
if (!json_file.empty() || help_mode)
|
|
run(stringf("write_json %s", help_mode ? "<file-name>" : json_file.c_str()));
|
|
}
|
|
}
|
|
} SynthSf2Pass;
|
|
|
|
PRIVATE_NAMESPACE_END
|