3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-09 10:35:39 +00:00
yosys/tests
Martin Povišer c4762d930e
Merge pull request #3930 from povik/verific-test-memsemantics
verific: Add test of accurate semantics in memory inference
2023-09-20 11:46:42 +02:00
..
aiger
arch put back previous test state, due to default change 2023-08-29 10:21:58 +02:00
asicworld
bind
blif
bram
errors
fmt cxxrtl: include iostream when prints are used 2023-08-17 07:08:22 +02:00
fsm
hana
liberty fix file rights 2023-05-17 13:39:57 +02:00
lut
memfile
memlib More tests in memlib/generate.py 2023-02-21 05:23:15 +13:00
memories
opt opt_expr: Fix 'signed X>=0' replacement for wide output ports 2023-08-01 13:50:12 +01:00
opt_share
proc proc_clean: only consider fully-defined switch operands too. 2023-08-12 02:46:31 +02:00
realmath
rpc
sat
select
share
sim
simple
simple_abc9
smv
sva
svinterfaces
svtypes Corrected handling of nested typedefs of struct/union 2023-07-20 23:39:44 -04:00
techmap renamed passname to booth, replaced connect_sigSpecToWire with connect, updated test script 2023-09-08 15:34:56 -07:00
tools
unit
various ast: use new format string helpers. 2023-08-11 04:46:52 +02:00
verific verific: Add test of accurate semantics in memory inference 2023-09-18 16:37:15 +02:00
verilog fix width of post-increment/decrement expressions 2023-09-18 23:46:06 -04:00
vloghtb
xprop
gen-tests-makefile.sh