This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-30 19:22:31 +00:00
Code
Activity
79efaa65ad
yosys
/
frontends
History
Claire Wolf
9e1afde7a0
Merge pull request
#1851
from YosysHQ/claire/bitselwrite
...
Improved rewrite code for writing to bit slice
2020-04-21 18:46:52 +02:00
..
aiger
aigerparse: only define __STDC_FORMAT_MACROS it not already before.
2020-04-07 12:50:31 -07:00
ast
Merge pull request
#1851
from YosysHQ/claire/bitselwrite
2020-04-21 18:46:52 +02:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ilang
Clean up pseudo-private member usage in
frontends/ilang/ilang_parser.y
.
2020-04-13 04:22:00 +00:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
rpc
ast, rpc: record original name of $paramod\* as \hdlname attribute.
2020-04-18 03:47:28 +00:00
verific
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
verilog
Set Verilog source location for explicit blocks (
begin
...
end
).
2020-04-17 06:23:03 +00:00